0
17 years of experience17 years of Excellence
SUBJECTS
ADV. SEARCH
Indian Books on Discounts
  Routing Congestion in VLSI Circuits: Estimation and Optimization
 

Routing Congestion In Vlsi Circuits: Estimation And Optimization

by Prashant Saxena, Rupesh S. Shelar, Sachin S. Sapatnekar

  Price : Rs 450.00
  Your Price : Rs 405.00
Discount
10
In Stock
  With the dramatic increase in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intelligent allocation of the available interconnect resources, up-front planning of the wire routes for even wire distributions, and transformations that make the physical synthesis flow congestion-aware.

Routing Congestion in VLSI Circuits: Estimation and Optimization provides the reader with a complete understanding of the root causes of routing congestion in present-day and future VLSI circuits, available techniques for estimating and optimizing this congestion, and a critical analysis of the accuracy and effectiveness of these techniques, so that the reader may prudently choose an approach that is appropriate to their design goals. The scope of the work includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow, including the architectural level, the logic synthesis/technology mapping level, the placement phase, and the routing step. A particular focus of this work is on the congestion issues that deal primarily with standard cell based design.

Routing Congestion in VLSI Circuits: Estimation and Optimization is a valuable reference for CAD developers and researchers, design methodology engineers, VLSI design and CAD students, and VLSI design engineers.
Table of Contents
Part I: The Origins of Congestion

An Introduction to Routing Congestion

Part II: The Estimation of Congestion

Placement-level Metrics for Routing Congestion
Synthesis-level Metrics for Routing Congestion

Part III: The Optimization of Congestion

Congestion Optimization During Interconnect Synthesis and Routing
Congestion Optimization During Placement
Congestion Optimization During Technology Mapping and Logic Synthesis
Congestion Implications of High Level Design
ISBN - 9788184893885
 


Pages : 262
Credit Cards
Payment accepted by All Major Credit and Debit Cards, Net Banking, Cash Cards, Paytm, UPI, Paypal. Our payment gateways are 100% secure.
Check Delivery
Books by Same Author
Weapon of the Oppressed: An Inventory of People`s Rights in India
by Manoranjan Mohanty, K.B. Saxena, Gilbert Sebastian and Prashant K. Trivedi
10%
Routing Congestion in VLSI Circuits: Estimation and Optimization
by Prashant Saxena, Rupesh S. Shelar, Sachin S. Sapatnekar
Books of Similar Interest
15%
Maturity and Stagnation in American Capitalism
by Josef Steindle
20%
A Better Way to Live
by MANDINO, OG
10%
Dictionary of Science
by K George
10%
SELECTED ESSAYS REISSUE OWC: PB
by DAVID HUME, STEPHEN COPLEY, ANDREW EDGAR
15%
Lakshya IBPS-CWE Bank PO Exam Practice Workbook (Hindi edition)
by Disha Experts
Best Book Mart
Support

Call Us Phone : +91-9266663909
Email Us Email : support [at] bestbookmart.com
Working Hours Timing : 10:00 AM to 6:00 PM (Mon-Fri)
Powered By
CCAvenue
SSL Protection